

D E C L A R A T I O N

I, Yukimitsu EIKAWA, residing at 7th FL., SHUWA KIOICHO PARK BLDG., 3-6, KIOICHO, CHIYODA-KU, TOKYO, JAPAN, hereby declare that I have a thorough knowledge of Japanese and English languages, and that the attached pages contains a correct translation into English of the application document of Japanese Patent Application No. 9-21796 filed on February 4, 1997, in the name of CANON KABUSHIKI KAISHA.

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statement were made with the knowledge that willful false statements and the like so made, are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signed this 18th day of June, 2002

A handwritten signature in cursive script, appearing to read 'Y. Eikawa', written in black ink.

---

Yukimitsu EIKAWA

Translation of Japanese Patent Application No. 9-21796

|                                    |   |
|------------------------------------|---|
| [Type of Document(s)]              | Application for patent  |
| [Reference Number]                 | 3426098   |
| [Filing Date]                      | February 4, 1997  |
| [Addressee]                        | Director-General of the Patent<br>Office, Esq.  |
| [International Patent]             | H01L 21/306   |
| [Title of Invention]               | WAFER PROCESSING APPARATUS, WAFER<br>PROCESSING METHOD, AND SOI WAFER<br>FABRICATION METHOD |
| [Number of Claim(s)]               | 28  |
| [Inventor(s)]                      |   |
| [Address/Domicile]                 | c/o Canon Kabushiki Kaisha<br>30-2, Shimomaruko 3-chome,<br>Ohta-ku, Tokyo, Japan           |
| [Name]                             | Kiyofumi SAKAGUCHI  |
| [Applicant for Patent]             |   |
| [Identification Number]            | 000001007   |
| [Name]                             | Canon Kabushiki Kaisha  |
| [Representative]                   | Fujio MITARAI   |
| [Agent]                            |   |
| [Identification Number]            | 100076428   |
| [Patent Attorney]                  |   |
| [Name]                             | Yasunori OHTSUKA  |
| [Telephone Number]                 | 03-5276-3241  |
| [Selected Agent]                   |   |
| [Identification Number]            | 100093908   |
| [Patent Attorney]                  |   |
| [Name]                             | Kenichi MATSUMOTO   |
| [Telephone Number]                 | 03-5276-3241  |
| [Detail of Fee(s)]                 |   |
| [Register Number of<br>Prepayment] | 003458  |
| [Amount of Payment]                | 21000   |

[List of Attached Documents]

|                  |               |   |
|------------------|---------------|---|
| [Classification] | Specification | 1 |
| [Classification] | Drawing(s)    | 1 |
| [Classification] | Abstract      | 1 |

[Number of General Power of Attorney] 9004561

[Proof Required? Y/N] Yes

[Type of the Document]      Specification

[Title of the Invention]

WAFER PROCESSING APPARATUS, WAFER PROCESSING METHOD, AND  
5 SOI WAFER FABRICATION METHOD

[What Is Claimed Is:]

[Claim 1] A wafer processing apparatus for processing a  
wafer by dipping the wafer into a processing solution,  
characterized by comprising:

10            a wafer processing bath; and  
             a rotary support mechanism for supporting a wafer  
while rotating the wafer by a plurality of rod members  
arranged substantially parallel to each other.

[Claim 2] The apparatus according to claim 1,  
15 characterized by further comprising ultrasonic  
generating means for generating ultrasonic waves in said  
processing bath.

[Claim 3] The apparatus according to claim 1 or 2,  
characterized in that said rotary support mechanism  
20 applies a rotating force to a wafer by rotating at least  
a rod member, which supports the wafer from a bottom  
surface side of said processing bath, of said rod  
members.

[Claim 4] The apparatus according to claim 1 or 2,  
25 characterized in that said rotary support member applies  
a rotating force to a wafer by rotating said rod members

in the same direction.

[Claim 5] The apparatus according to any one of claims 1 to 4, characterized in that each rod member has a groove for limiting movement of a wafer in an axial direction.

5 [Claim 6] The apparatus according to claim 1 or 2, characterized in that said rotary support mechanism comprises driving force generating means for generating a driving force for rotating a wafer outside said processing bath.

10 [Claim 7] The apparatus according to claim 6, characterized in that said rotary support mechanism further comprises a crank mechanism for transmitting the driving force generated by said driving force generating means to said rod members.

15 [Claim 8] The apparatus according to claim 1 or 2, characterized by further comprising a driving mechanism for rocking said rotary support mechanism in said processing bath.

[Claim 9] The apparatus according to claim 1 or 2,  
20 characterized by further comprising a driving mechanism for floating or dipping said rotary support mechanism.

[Claim 10] The apparatus according to claim 1 or 2, characterized in that said processing bath comprises a circulating mechanism including an overflow bath.

25 [Claim 11] The apparatus according to claim 10, characterized in that said circulating mechanism

comprises means for reducing contamination of a wafer caused by particles which may be produced by said rotary support mechanism.

[Claim 12] The apparatus according to claim 2,  
5 characterized in that said ultrasonic generating means comprises an ultrasonic bath, an ultrasonic source, and an adjusting mechanism for adjusting a position of said ultrasonic source in said ultrasonic bath, and ultrasonic waves are transmitted to said processing bath  
10 via an ultrasonic transmitting medium placed in said ultrasonic bath.

[Claim 13] The apparatus according to claim 1 or 2, characterized in that at least portions of said processing bath and said rotary support mechanism, which  
15 may come into contact with a processing solution, are made of a material selected from the group consisting of quartz and plastic.

[Claim 14] The apparatus according to claim 1 or 2, characterized in that at least portions of said  
20 processing bath and said rotary support mechanism, which may come into contact with a processing solution, are made of a material selected from the group consisting of a fluorine resin, vinyl chloride, polyethylene, polypropylene, polybutyleneterephthalate (PBT), and  
25 polyetheretherketone (PEEK).

[Claim 15] The apparatus according to claim 1 or 2,

characterized in that said rotary support mechanism supports a wafer by four rod members.

[Claim 16] The apparatus according to claim 1 or 2, characterized in that said rod members are arranged in a position where rotation of a wafer having an orientation flat is not prevented by the orientation flat when the wafer is processed.

[Claim 17] A wafer processing apparatus for processing a wafer by dipping the wafer into a processing solution, characterized by comprising:

a wafer processing bath;  
support means for supporting a wafer from both sides and below by a rod member to hold the wafer substantially perpendicular to a bottom surface of said processing bath; and  
driving means for rotating the supported wafer.

[Claim 18] The apparatus according to claim 17, characterized by further comprising ultrasonic generating means for generating ultrasonic waves in said processing bath.

[Claim 19] The apparatus according to claim 17 or 18, characterized in that said driving means applies a rotating force to a wafer by rotating said rod member.

[Claim 20] The apparatus according to any one of claims 17 to 19, characterized in that said rod member has a groove for limiting movement of a wafer in an axial

direction.

[Claim 21] A wafer processing method of processing a wafer by dipping the wafer into a processing solution, characterized in that a wafer is rotated while being  
5 supported from two sides and below by a rod member, the wafer being held substantially perpendicular to a bottom surface of a processing bath.

[Claim 22] A method according to claim 21, characterized in that while a wafer is rotated in said processing bath,  
10 ultrasonic waves are generated in the processing solution.

[Claim 23] The method according to claim 21 or 22, characterized in that a wafer is etched by using an etching solution as the processing solution.

15 [Claim 24] The method according to claim 21 or 22, characterized in that a wafer having a porous silicon layer is etched by using an etching solution as the processing solution.

[Claim 25] An SOI wafer fabrication method of fabricating  
20 an SOI wafer by using the method according to claim 24 in a part of fabrication steps.

[Claim 26] A wafer processing method of processing a wafer by using the apparatus according to any one of claims 1 to 20.

25 [Claim 27] A wafer processing method of etching a specific layer formed on a wafer by using the apparatus



according to any one of claims 1 to 20.

[Claim 28] An SOI wafer fabrication method of fabricating an SOI wafer by using the method according to claim 27 in a part of fabrication steps.

5 [Detailed Description of the Invention]

[0001]

[Technical Field to Which the Invention Belongs]

The present invention relates to a wafer processing apparatus, a wafer processing method, and an SOI wafer  
10 fabrication method and, more particularly, to a wafer processing apparatus, a wafer processing method, and an SOI wafer fabrication method which process a wafer by dipping the wafer into a processing solution.

[0002]

15 [Prior Art]

Wet etching is a typical example of processing performed by dipping a wafer into a solution. One subject of wet etching is to improve the in-plane uniformity. Conventionally, the in-plane uniformity is  
20 ensured by supplying fresh etching solution to the reaction surface by circulating the etching solution in a bath.

[0003]

Another example of the processing performed by  
25 dipping a wafer into a solution is wafer cleaning processing. Japanese Patent Laid-Open No.†8-293478 has

disclosed a wafer cleaning apparatus which increases the wafer cleaning efficiency by applying ultrasonic waves while vertically moving and rotating wafers contained in a carrier cassette in a solution by a cam mechanism.

5 [0004]

Another example of the wafer cleaning apparatus is a cassetteless wafer cleaning apparatus. A cassetteless wafer cleaning apparatus is generally an apparatus in which rod members are arranged parallel to each other, 10 grooves are formed in these rod members, and wafers are cleaned while being supported by these grooves. In an apparatus which cleans wafers contained in a carrier cassette, portions of the wafers in the grooves of the carrier cassette are difficult to clean. Also, since 15 most portions of the two sides of each wafer are covered with constituent members of the carrier cassette, the cleaning solution for wafers is mostly supplied from an opening in the lower portion of the carrier cassette. This tends to result in poor cleaning. A cassetteless 20 wafer cleaning apparatus is very effective to solve these problems. Japanese Patent Laid-Open No.†7-169731 has disclosed a cassetteless wafer cleaning apparatus capable of processing wafers of different sizes.

[0005]

25 [Problems That the Invention Is to Solve]

The wafer cleaning apparatus described in Japanese

Patent Laid-Open No.†8-293478 cannot uniformly clean  
wafers because the strength of ultrasonic waves is made  
uneven by the constituent members of the carrier  
cassette. In this wafer cleaning apparatus, the carrier  
5 cassette is essential to prevent a fall of wafers when  
the wafers are rotated or vertically moved by the cam  
mechanism. The carrier cassette is commonly made from a  
resin such as PFA or PEEK, but these materials do not  
easily transmit ultrasonic waves. This decreases the  
10 efficiency of the cleaning processing.

[0006]

Also, the wafer cleaning apparatus described in  
Japanese Patent Laid-Open No.†7-169731 is very effective  
to improve poor cleaning. However, the apparatus cannot  
15 uniformly clean wafers because the wafers are cleaned  
while being fixed in a bath. Additionally, since contact  
portions between wafer support members and wafers are  
fixed during cleaning, these contact portions are  
difficult to clean.

20 [0007]

The present invention has been made in  
consideration of the above situation and has as its  
object to make wafer processing uniform.

[0008]

25 [Means of Solving the Problems]

A wafer processing apparatus according to the

present invention is a wafer processing apparatus for processing a wafer by dipping the wafer into a processing solution, comprising a wafer processing bath, and a rotary support mechanism for supporting a wafer while rotating the wafer by a plurality of rod members arranged substantially parallel to each other.

[0009]

The wafer processing apparatus preferably further comprises ultrasonic generating means for generating ultrasonic waves in the processing bath.

[0010]

In the wafer processing apparatus, the rotary support mechanism preferably applies a rotating force to a wafer by rotating at least a rod member, which supports the wafer from a bottom surface side of the processing bath, of the rod members.

[0011]

In the wafer processing apparatus, the rotary support member preferably applies a rotating force to a wafer by rotating the rod members in the same direction.

[0012]

In the wafer processing apparatus, each rod member preferably has a groove for limiting movement of a wafer in an axial direction.

[0013]

In the wafer processing apparatus, the rotary

support mechanism preferably comprises driving force generating means for generating a driving force for rotating a wafer outside the processing bath.

[0014]

5           In the wafer processing apparatus, the rotary support mechanism preferably further comprises a crank mechanism for transmitting the driving force generated by the driving force generating means to the rod members.

[0015]

10           The wafer processing apparatus preferably further comprises a driving mechanism for rocking the rotary support mechanism in the processing bath.

[0016]

15           The wafer processing apparatus preferably further comprises a driving mechanism for floating or dipping the rotary support mechanism.

[0017]

20           In the wafer processing apparatus, the processing bath preferably comprises a circulating mechanism including an overflow bath.

[0018]

25           In the wafer processing apparatus, the circulating mechanism preferably comprises means for reducing contamination of a wafer caused by particles which may be produced by the rotary support mechanism.

[0019]

In the wafer processing apparatus, the ultrasonic generating means comprises an ultrasonic bath, an ultrasonic source, and an adjusting mechanism for adjusting a position of the ultrasonic source in the ultrasonic bath, and ultrasonic waves are transmitted to the processing bath via an ultrasonic transmitting medium placed in the ultrasonic bath.

[0020]

In the wafer processing apparatus, at least portions of the processing bath and the rotary support mechanism, which may come into contact with a processing solution, are preferably made of a material selected from the group consisting of quartz and plastic.

[0021]

In the wafer processing apparatus, at least portions of the processing bath and the rotary support mechanism, which may come into contact with a processing solution, are preferably made of a material selected from the group consisting of a fluorine resin, vinyl chloride, polyethylene, polypropylene, polybutyleneterephthalate (PBT), and polyetheretherketone (PEEK).

[0022]

In the wafer processing apparatus, the rotary support mechanism preferably supports a wafer by four rod members.

[0023]

In the wafer processing apparatus, the rod members are preferably arranged in a position where rotation of a wafer having an orientation flat is not prevented by  
5 the orientation flat when the wafer is processed.

[0024]

A wafer processing apparatus according to the present invention is a wafer processing apparatus for processing a wafer by dipping the wafer into a  
10 processing solution, comprising a wafer processing bath, support means for supporting a wafer from both sides and below by a rod member to hold the wafer substantially perpendicular to a bottom surface of the processing bath, and driving means for rotating the supported wafer.

15 [0025]

The wafer processing apparatus preferably further comprises ultrasonic generating means for generating ultrasonic waves in the processing bath.

[0026]

20 In the wafer processing apparatus, the driving means preferably applies a rotating force to a wafer by rotating the rod member.

[0027]

In the wafer processing apparatus, the rod member  
25 preferably has a groove for limiting movement of a wafer in an axial direction.

[0028]

A wafer processing method according to the present invention is a wafer processing method of processing a wafer by dipping the wafer into a processing solution,  
5 wherein a wafer is rotated while being supported from two sides and below by a rod member, the wafer being held substantially perpendicular to a bottom surface of a processing bath.

[0029]

10 In the wafer processing method, it is preferable that while a wafer is rotated in the processing bath, ultrasonic waves be generated in the processing solution.

[0030]

The wafer processing method is suited to wafer  
15 etching by using an etching solution as the processing solution.

[0031]

The wafer processing method is suited to etching of a wafer having a porous silicon layer by using an  
20 etching solution as the processing solution.

[0032]

An SOI wafer fabrication method according to the present invention is an SOI wafer fabrication method of fabricating an SOI wafer by using the wafer processing  
25 method described above in a part of fabrication steps.

[0033]



A wafer processing method according to the present invention processes a wafer by using the wafer processing apparatus described above.

[0034]

5 A wafer processing method according to the present invention etches a specific layer formed on a wafer by using the wafer processing apparatus described above.

[0035]

An SOI wafer fabrication method according to the  
10 present invention fabricates an SOI wafer by using the wafer processing method described above in a part of fabrication steps.

[0036]

[Embodiments]

15 A preferred embodiment of the present invention will be described below with reference to the accompanying drawings. Fig.†1 is a perspective view showing an outline of the construction of a wafer processing apparatus according to the preferred  
20 embodiment of the present invention. Fig.†2 is a sectional view of the wafer processing apparatus shown in Fig.†1.

[0037]

In a wafer processing apparatus 100 according to  
25 this embodiment, portions which may come into contact with a processing solution are preferably made from

quartz or plastic in accordance with the intended use.  
Preferable examples of the plastic are a fluorine resin,  
vinyl chloride, polyethylene, polypropylene,  
polybutyleneterephthalate (PBT), and

5 polyetheretherketone (PEEK). Preferable examples of the  
fluorine resin are PVDF, PFA, and PTFE.

[0038]

This wafer processing apparatus 100 has a wafer  
processing bath 10, an overflow bath 20, an ultrasonic  
10 bath 30, and a wafer rotating mechanism (11 to 19) for  
supporting wafers 40 while rotating these wafers.

[0039]

To process wafers, the wafer processing bath 10 is  
filled with a processing solution (e.g., an etching  
15 solution or a cleaning solution). The overflow bath 20  
for temporarily storing any processing solution  
overflowing from the wafer processing bath 10 is  
provided around the upper portion of the wafer  
processing bath 10. The processing solution temporarily  
20 stored in the overflow bath 20 is discharged from the  
bottom portion of the overflow bath 20 to a circulator  
21 through a discharge pipe 21a. The circulator 21  
removes particles by filtering the discharged processing  
solution and supplies the processing solution to the  
25 bottom portion of the wafer processing bath 10 through a  
supply pipe 21b. Consequently, particles in the wafer

processing bath 10 are efficiently removed.

[0040]

The wafer processing bath 10 preferably has a depth by which the wafers 40 are completely dipped. This  
5 prevents particles in the air and those gathering around the upper portion of the wafer processing bath 10 from adhering to the wafers 40.

[0041]

The ultrasonic bath 30 is arranged below the wafer  
10 processing bath 10. An ultrasonic source 31 is supported by an adjusting mechanism 32 inside the ultrasonic bath 30. This adjusting mechanism 32 includes a mechanism for adjusting the vertical position of the ultrasonic source 31 and a mechanism for adjusting the horizontal position  
15 of the ultrasonic source 31, as mechanisms for adjusting the relative positional relationship between the ultrasonic source 31 and the wafer processing bath 10. By this mechanism, ultrasonic waves to be supplied to the wafer processing bath 10, more specifically, to the  
20 wafers 40 can be optimized. The ultrasonic source 31 preferably has a function of adjusting the frequency or strength of ultrasonic waves to be generated. This further optimizes the supply of ultrasonic waves. Since the apparatus thus has the function of optimizing the  
25 supply of ultrasonic waves to the wafers 40, various types of wafers can be processed. The ultrasonic bath 30

is filled with an ultrasonic transmitting medium (e.g., water), and this ultrasonic transmitting medium transmits ultrasonic waves to the wafer processing bath 10.

5 [0042]

The wafers 40 are held to be nearly perpendicular to the bottom surface of the wafer processing bath 10 by four wafer rotating rods 11 having grooves 11a for engaging with the wafers 40. These wafer rotating rods 10 11 have a function of supporting the wafers 40 while rotating them and form a part of the wafer rotating mechanism. The wafer rotating rods 11 are rotatably supported by a pair of opposing rod support members 18 and rotated in the same direction by a driving torque 15 generated by a motor 19. The wafer rotating rods 11 preferably have a small diameter by which the transmission of ultrasonic waves is not prevented.

[0043]

The number of wafer rotating rods 11 is preferably 20 as small as possible. To ensure the frictional force with the wafers 40, however, it is preferable to use two wafer rotating rods 11 for limiting the movement in the rolling direction (x-axis direction) of the wafers 40 and two wafer rotating rods 11 for supporting the wafers 25 40 from below. By arranging two appropriately spaced wafer rotating rods 11 below wafers, the driving torque

can be efficiently transmitted to wafers having orientation flats. This is so because if only one wafer rotating rod 11 is present below the wafer and the orientation flat of the wafer is positioned on this  
5 wafer rotating rod 11, the wafer cannot be rotated by the wafer rotating rod 11.

[0044]

Standing waves, i.e., high- and low-strength portions of ultrasonic waves are usually formed between  
10 the bottom surface of the wafer processing bath 10 and the liquid surface. In this wafer processing apparatus 100, however, the nonuniformity of the processing resulting from standing waves is decreased because the wafers 40 can be processed while being rotated.

15 [0045]

This wafer processing apparatus 100 has a structure in which members on the bottom portion of the wafer processing bath 10 and around the wafers 40 are removed as many as possible. Accordingly, the supply of  
20 ultrasonic waves to the wafers 40 can be made efficient and uniform. Also, this structure allows the processing solution near the wafers 40 to freely flow. This makes the processing for the wafers uniform and prevents the occurrence of a processing failure.

25 [0046]

Fig. 3 is a sectional view showing the shape of the

wafer rotating rod 11. The wafer rotating rod 11 has a plurality of grooves 11a for supporting the beveling of the wafer 40 by clamping it. The shape of the grooves 11a is preferably a U shape or a V shape. In this wafer processing apparatus, no specific region of the beveling of the wafer 40 is constantly supported because the wafer rotating rod 11 supports the wafer 40 while rotating it. Accordingly, the beveling of the wafer 40 can also be uniformly processed.

10 [0047]

Figs. 4 and 5 are views showing an outline of the construction of the wafer rotating mechanism. The four wafer rotating rods 11 are arranged parallel to each other in the horizontal direction (y-axis direction) so as to extend along a columnar shape formed by the wafers 40. A driving force transmission gear 12 is provided near the end portion of each wafer rotating rod 11. A driving torque generated by the motor 19 is transmitted to a crank 15 via a crank 17 and a connecting rod 16. A driving force transmission gear 14a is provided at the end portion of the crank 15. The driving torque transmitted to the driving force transmission gear 14a is transmitted to the driving force transmission gears 12 via intermediate gears 14. By this arrangement, the wafer rotating rods 11 rotate in the same direction at the same speed.

[0048]

In the embodiment shown in Figs. 4 and 5, the driving torque generated by the motor 19 is transmitted to the crank 15 and distributed to the wafer rotating rods 11 in order to simplify the construction. However, cranks can also be provided in a one-to-one correspondence with the wafer rotating rods 11. If this is the case, it is unnecessary to provide the driving force transmission gears 12 and 14a and the intermediate gear 14. Consequently, the production of particles resulting from the friction of the gears can be prevented.

[0049]

It is not always necessary to simultaneously rotate the four wafer rotating rods 11. To efficiently transmit the rotating force to the wafers 40, however, it is preferable to rotate at least one wafer rotating rod 11 below the wafers 40. Furthermore, to more efficiently transmit the rotating force to the wafers 40 or to smoothly rotate wafers having orientation flats, it is preferable to rotate the two wafer rotating rods 11 below the wafers 40.

[0050]

The wafer rotating mechanism is not restricted to the above construction. That is, any mechanism can be used as long as the mechanism can rotate the wafer

rotating rods 11 in the same direction. For example, it is also possible to use a construction which transmits the driving force of the motor 19 to the driving force transmission gear 14a by a bevel gear or a belt.

5 [0051]

In this wafer processing apparatus 100, supply ports 21c for supplying the processing solution to the wafer processing bath 10 are arranged near the bottom portion of the wafer processing bath 10 so that the  
10 processing solution circulates upward from the bottom portion of the wafer processing bath 10. Furthermore, in this wafer processing apparatus 10, a plurality of supply ports 21c are arranged near the wafers 40 to adjust the flowing direction of the processing solution,  
15 so that the processing solution near the driving force transmitting mechanism constituted by the gears 12, 14, and 14a, the crank 15, the connecting rod 16, and the like does not move to the wafers 40. This reduces the possibility of the wafers 40 being contaminated by  
20 particles that may be produced by the friction of the driving force transmitting mechanism.

[0052]

Some other means can also be used to prevent the contamination of wafers by particles which may be  
25 produced by the driving force transmitting mechanism. For example, it is effective to adjust the diameter of



each supply port 21c or to form a partition for separating the wafers 40 and the driving force transmitting mechanism.

[0053]

5        Fig. 6 is a view schematically showing the arrangement of a wafer processing system in which a plurality of wafer processing apparatuses are arranged. Wafer processing apparatuses 100a to 100c have essentially the same construction as the wafer  
10        processing apparatus 100 described above. In this embodiment, the apparatuses 100a and 100c are used as cleaning apparatuses, and the apparatus 100b is used as an etching apparatus.

[0054]

15        Each of single wafer transfer robots 60a to 60c holds a wafer by vacuum-chucking the rear surface of the wafer. Under the control of a computer, the transfer robot 60a vacuum-chucks a wafer 40 completely processed in the preceding step, transfers the wafer 40 to the  
20        cleaning apparatus 100a, and sets the wafer 40 so that the wafer fits in corresponding grooves 11a of wafer rotating rods 11 of the cleaning apparatus 100a. When a predetermined number of wafers 40 are set in a wafer processing bath 10, the cleaning apparatus 100a executes  
25        cleaning processing while rotating the wafer rotating rods 11 under the computer control.

[0055]

When the cleaning apparatus 100a completely cleans the wafers 40, under the computer control the transfer robot 60b vacuum-chucks the wafer 40 in the wafer processing bath 10 of the cleaning apparatus 100a, transfers the wafer 40 to the etching apparatus 100b as the next wafer processing apparatus, and sets the wafer 40 so that the wafer fits in the corresponding grooves 11a of the wafer rotating rods 11. When a predetermined number of wafers are set in the wafer processing bath 10, the etching apparatus 100b executes etching processing while rotating the wafer rotating rods 11 under the computer control.

[0056]

When the etching apparatus 10c completely etches the wafers 40, under the computer control the transfer robot 60c vacuum-chucks the wafer 40 in the wafer processing bath 10 of the etching apparatus 100b, transfers the wafer 40 to the cleaning apparatus 100c as the next wafer processing apparatus, and sets the wafer 40 so that the wafer fits in the corresponding grooves 11a of the wafer rotating rods 11. When a predetermined number of wafers are set in the wafer processing bath 10, the cleaning apparatus 100c executes cleaning processing while rotating the wafer rotating rods 11 under the computer control.

[0057]

Fig.†7 shows another example of the construction of the wafer rotating mechanism. This wafer rotating mechanism 110 has a function of rocking wafer support members in the wafer processing bath 10 and a function of raising the wafer support members to a position above the wafer processing bath 10, thereby enabling loading and unloading of the wafers 40 outside the wafer processing bath 10. The former function can make the processing performed for the wafers 40 more uniform. The latter function facilitates loading and unloading of the wafers 40. With this function, it is also possible to move wafers to another processing bath while the wafers are set in the rotating mechanism.

15 [0058]

In this wafer rotating mechanism 110, two rod support members 18 and 18' are connected by connecting members 51. The motor 19 is fixed to the rod support member 18' rather than the overflow bath 20. An arm 52 for moving the wafer rotating mechanism 110 by a robot is attached to the rod support member 18'.

[0059]

Fig.†8 is a view showing an outline of the arrangement of a wafer processing apparatus including the wafer rotating mechanism 110. A robot 50 can sink and raise the wafer rotating mechanism 110 into and from

the wafer processing bath 10 under the control of a computer. Therefore, wafers can be set outside the wafer processing bath 10. Also, wafers can be moved to another processing bath while being set in a wafer rotating  
5 mechanism 110. Additionally, the robot 50 has a function of vertically and horizontally rocking the wafer rotating mechanism 110 in the wafer processing bath 10. With this function the processing performed for wafers can be made more uniform.

10 [0060]

Examples of the wafer processing performed by the wafer processing apparatus 100 will be described below.

[0061]

[Example 1]

15 This example is directed to cleaning processing.

[0062]

Wafers were set in the wafer processing bath 10 filled with ultrapure water, and ultrasonic waves of about 1 MHz were applied to clean the wafers while the  
20 wafers were rotated. By this cleaning, 90% or more of particles on the wafer surfaces were removed. Also, this removal of particles was done uniformly on the wafer surface.

[0063]

25 [Example 2]

This example concerns cleaning processing using a

solution mixture of ammonia, hydrogen peroxide, and pure water. Cleaning using this solution mixture is suited to particle removal from the surface of a silicon wafer.

[0064]

5        Silicon wafers were set in the wafer processing bath 10 filled with a solution mixture of ammonia, hydrogen peroxide, and pure water at about 8°C. While the wafers were rotated, ultrasonic waves of about 1 MHz were applied to clean the wafers. By this cleaning, 95%  
10 or more of particles were removed from the wafer surfaces. Also, this removal of particles was done uniformly on the wafer surface.

[0065]

[Example 3]

15    [0066]

      This example pertains to etching of a silicon layer.

      Silicon wafers were set in the wafer processing bath 10 filled with a solution mixture prepared by mixing hydrofluoric acid, nitric acid, and acetic acid  
20 at a ratio of 1 : 200 : 200. While the wafers were rotated, ultrasonic waves of about 0.5 MHz were applied to etch the wafer surfaces for 30 sec. Consequently, the silicon wafers were uniformly etched by about 1.0 mm.  
The uniformity of the etching rate was -5% or less on  
25 the wafer surface and between the wafers.

[0067]

[Example 4]

This example relates to etching of an SiO<sub>2</sub> layer. Hydrofluoric acid is suitable for the etching of an SiO<sub>2</sub> layer.

5 [0068]

Wafers on which an SiO<sub>2</sub> layer was formed were set in the wafer processing bath 10 filled with 1.2% hydrofluoric acid. While the wafers were rotated, ultrasonic waves of about 0.5 MHz were applied to etch  
10 the SiO<sub>2</sub> layer for 30 sec. Consequently, the SiO<sub>2</sub> layer was uniformly etched by about 4 nm. The uniformity of the etching rate was -3% or less on the wafer surface and between the wafers.

[0069]

15 [Example 5]

This example is about to etching of an Si<sub>3</sub>N<sub>4</sub> layer. Hot concentrated phosphoric acid is suitable for the etching of an Si<sub>3</sub>N<sub>4</sub> layer.

[0070]

20 Wafers on which an Si<sub>3</sub>N<sub>4</sub> layer was formed were set in the wafer processing bath 10 filled with hot concentrated phosphoric acid. While the wafers were rotated, ultrasonic waves of about 0.5 MHz were applied to etch the Si<sub>3</sub>N<sub>4</sub> layer. Consequently, the Si<sub>3</sub>N<sub>4</sub> layer  
25 was uniformly etched by about 100 nm. The uniformity of

the etching rate was -3% or less on the wafer surface and between the wafers.

[0071]

[Example 6]

5           This example exemplifies to etching of a porous silicon layer. A solution mixture of hydrofluoric acid, hydrogen peroxide, and pure water is suitable for the etching of a porous silicon layer.

[0072]

10           Wafers having a porous silicon layer were set in the wafer processing bath 10 filled with a solution mixture of hydrofluoric acid, hydrogen peroxide, and pure water. While the wafers were rotated, ultrasonic waves of about 0.25 MHz were applied to etch the porous  
15 silicon layer. Consequently, the porous silicon layer was uniformly etched by 5  $\mu\text{m}$ . The uniformity of the etching rate was -3% or less on the wafer surface and between the wafers.

[0073]

20           Note that the mechanism of etching of porous silicon is disclosed in K. Sakaguchi et al., Jpn. Appl. Phys. Vol.†34, part 1, No.†2B, 842-847 (1995).

According to this reference, porous silicon is etched when an etching solution penetrates into the pores of  
25 porous silicon by a capillary action and etches the walls of the pores. As the walls of the pores become

thinner, these walls cannot support themselves beyond some point. Finally, the porous layer entirely collapses to complete the etching.

[0074]

5 [Example 7]

This example concerns an SOI wafer fabrication method. Figs.†9A to 9F are sectional views showing the steps of the SOI wafer fabrication method according to this example.

10 [0075]

First, a single-crystal Si substrate 501 for forming a first substrate was anodized in an HF solution to form a porous Si layer 502 (Fig.†9A). The anodization conditions were as follows.

15 [0076]

Current density : 7 (mA/cm<sup>2</sup>)

Anodizing solution : HF : H<sub>2</sub>O : C<sub>2</sub>H<sub>5</sub>OH = 1 : 1 : 1

Time : 11 (min)

Porous Si thickness : 12 (nm)

20 Subsequently, the resultant substrate was allowed to oxidize in an oxygen atmosphere at 400°C for 1 h. By this oxidation, the inner walls of pores of the porous Si layer 502 were covered with a thermal oxide film.

[0077]

25 A 0.30- $\mu$ m thick single-crystal Si layer 503 was



epitaxially grown on the porous Si layer 502 by a CVD (Chemical Vapor Deposition) process (Fig.†9B). The epitaxial growth conditions were as follows.

[0078]

5        Source gas :  $\text{SiH}_2\text{Cl}_2/\text{H}_2$   
  
         Gas flow rates : 0.5/180 (ℓ/min)  
  
         Gas pressure     : 80 (Torr)  
         Temperature     : 950 (°C)  
         Growth rate      : 0.3 (nm/min)

10       Next, a 200-nm thick  $\text{SiO}_2$  layer 504 was formed on the single-crystal Si layer (epitaxial layer) 503 by thermal oxidation (Fig.†9C).

[0079]

         The first substrate thus formed as shown in Fig.†9C  
15    and an Si substrate 505 as a second substrate were so adhered as to sandwich the  $\text{SiO}_2$  layer 504 (Fig.†9D).

[0080]

         The single-crystal Si substrate 501 was removed from the first substrate to expose the porous Si layer  
20    502 (Fig.†9E).

[0081]

         The wafers shown in Fig.†9E were set in the wafer processing bath 10 filled with a solution mixture of hydrofluoric acid, hydrogen peroxide, and pure water.

While the wafers were rotated, ultrasonic waves of about 0.25 MHz were applied to etch the porous Si layer 502 (Fig.†9F). The uniformity of the etching rate of the porous Si layer 502 was -5% or less on the wafer surface and between the wafers. By applying ultrasonic waves while wafers are rotated as described above, it is possible to uniformly promote the collapse (etching) of porous Si on the wafer surface and between the wafers. [0082]

10 In the etching of the porous Si layer 502, the single-crystal Si layer (epitaxial layer) 503 functions as an etching stop layer. Therefore, the porous Si layer 502 is selectively etched on the entire surface of the wafer.

15 [0083]

That is, the rate at which the single-crystal Si layer 503 is etched by the etching solution described above is very low, so the etching selectivity of the porous Si layer 502 to the single-crystal Si layer 503 is  $10^5$  or more. Accordingly, the etching amount of the single-crystal Si layer 503 is about a few tens of Å and practically negligible. [0084]

Fig.†9F shows the SOI wafer obtained by the above steps. This SOI wafer has the 0.2- $\mu$ m thick single-crystal Si layer 503 on the SiO<sub>2</sub> layer 504. The film

thickness of this single-crystal Si layer 503 was measured at one hundred points over the entire surface and found to be 201 nm - 4 nm.

[0085]

5        In this example, a heat treatment was further performed in a hydrogen atmosphere at 1100°C for about 1 h. When the surface roughness of the resultant SOI wafers was evaluated with an atomic force microscope (AFM), the root-mean-square of the surface roughness in  
10 a square region of 5 mm side was about 0.2 nm. This quality is equivalent to that of common Si wafers on the market.

[0086]

Also, after the above heat treatment the cross-  
15 sections of the SOI wafers were observed with a transmission electron microscope. As a consequence, no new crystal defects were produced in the single-crystal Si layer 503, indicating that high crystallinity was maintained.

20 [0087]

It is possible to form an SiO<sub>2</sub> film on the single-crystal Si film (epitaxial layer) 503 of the first substance as described above, on the surface of the second substrate 505, or on both. In any of these cases,  
25 results similar to these described above were obtained.

[0088]

Furthermore, even when a light-transmitting wafer such as a quartz wafer was used as the second substrate, a high-quality SOI wafer could be formed by the above fabrication steps. However, the heat treatment in the hydrogen atmosphere was performed at a temperature of 1000°C or less in order to prevent slip in the single-crystal Si layer 503 caused by the difference between the thermal expansion coefficients of the quartz (second substrate) and the single-crystal Si layer 503.

10 [0089]

[Example 8]

This example is directed to another SOI wafer fabrication method. Fabrication steps which can be expressed by drawings are the same as those shown in Figs. 9A to 9F, so the method will be described below with reference to Figs. 9A to 9F.

[0090]

First, a single-crystal Si substrate 501 for forming a first substrate was anodized in an HF solution to form a porous Si layer 502 (Fig. 9A). The anodization conditions were as follows.

[0091]

First stage:

Current density: 7 (mA/cm<sup>2</sup>)

25 Anodizing solution : HF : H<sub>2</sub>O : C<sub>2</sub>H<sub>5</sub>OH = 1 : 1 : 1

Time : 5 (min)

Porous Si thickness : 5.5 (mm)

Second stage:

Current density : 21 (mA/cm<sup>2</sup>)

Anodizing solution : HF : H<sub>2</sub>O : C<sub>2</sub>H<sub>5</sub>OH = 1 : 1 : 1

5 Time : 20 (sec)

Porous Si thickness : 0.5 (mm)

Subsequently, the resultant substrate was allowed to oxidize in an oxygen atmosphere at 400°C for 1 h. By this oxidation, the inner walls of pores of the porous Si layer 502 were covered with a thermal oxide film.

[0092]

A 0.15-mm thick single-crystal Si layer 503 was epitaxially grown on the porous Si layer 502 by a CVD (Chemical Vapor Deposition) process (Fig.†9B). The epitaxial growth conditions were as follows.

[0093]

Source gas : SiH<sub>2</sub>Cl<sub>2</sub>/H<sub>2</sub>

Gas flow rates : 0.5/180 (ℓ/min)

Gas pressure : 80 (Torr)

20 Temperature : 950 (°C)

Growth rate : 0.3 (mm/min)

Next, a 100-nm thick SiO<sub>2</sub> layer 504 was formed on the single-crystal Si layer (epitaxial layer) 503 by oxidation (Fig.†9C).

[0094]

The first substrate thus formed as shown in Fig.†9C and a second Si substrate 505 were so adhered as to sandwich the SiO<sub>2</sub> layer 504 (Fig.†9D).

5 [0095]

The adhered wafers was separated into two wafers from the porous Si layer formed at a current density of 21 mA/cm<sup>2</sup>(second stage), thereby exposing the porous Si layer 503 to the surface of the second substrate 505 (Fig.†9E). Examples of the method of separating the adhered wafers are 1) mechanically pulling the two substrates, 2) twisting the substrates, 3) pressurizing the substrates, 4) driving a wedge between the substrates, 5) peeling the substrates by oxidizing from their end faces, 6) using thermal stress, and 7) applying ultrasonic waves, and it is possible to selectively use any of these methods.

[0096]

The wafers shown in Fig.†9E were set in the wafer processing bath 10 filled with a solution mixture of hydrofluoric acid, hydrogen peroxide, and pure water. While the wafers were rotated, ultrasonic waves of about 0.25 MHz were applied to etch the porous Si layer 502 (Fig.†9F). The uniformity of the etching rate of the porous Si layer 502 was -5% or less on the wafer surface

and between the wafers. By applying ultrasonic waves while wafers are rotated as described above, it is possible to uniformly promote the collapse (etching) of porous Si on the wafer surface and between the wafers.

5 [0097]

In the etching of the porous Si layer 502, the single-crystal Si layer (epitaxial layer) 503 functions as an etching stop layer. Therefore, the porous Si layer 502 is selectively etched on the entire surface of the  
10 wafer.

[0098]

That is, the rate at which the single-crystal Si layer 503 is etched by the etching solution described above is very low, so the etching selectivity of the  
15 porous Si layer 502 to the single-crystal Si layer 503 is  $10^5$  or more. Accordingly, the etching amount of the single-crystal Si layer 503 is about a few tens of Å and practically negligible.

[0099]

20 Fig. 9F shows the SOI wafer obtained by the above steps. This SOI wafer has the 0.1- $\mu$ m thick single-crystal Si layer 503 on the SiO<sub>2</sub> layer 504. The film thickness of this single-crystal Si layer 503 was measured at one hundred points over the entire surface  
25 and found to be 101 nm - 3 nm.

[0100]

In this example, a heat treatment was further performed in a hydrogen atmosphere at 1100°C for about 1 h. When the surface roughness of the resultant SOI wafers was evaluated with an atomic force microscope (AFM), the root-mean-square of the surface roughness in a square region of 5 mm side was about 0.2 nm. This quality is equivalent to that of common Si wafers on the market.

[0101]

Also, after the above heat treatment the cross-sections of the SOI wafers were observed with a transmission electron microscope. As a consequence, no new crystal defects were produced in the single-crystal Si layer 503, indicating that high crystallinity was maintained.

[0102]

It is possible to form an SiO<sub>2</sub> film on the single-crystal Si film (epitaxial layer) 503 of the first substrate as described above, on the surface of the second substrate 505, or on both. In any of these cases, results similar to these described above were obtained.

[0103]

Furthermore, even when a light-transmitting wafer such as a quartz wafer was used as the second substrate, a high-quality SOI wafer could be formed by the above fabrication steps. However, the heat treatment in the



hydrogen atmosphere was performed at a temperature of 1000°C or less in order to prevent slip in the single-crystal Si layer 503 caused by the difference between the thermal expansion coefficients of the quartz (second substrate) and the single-crystal Si layer 503.

[0104]

In this example, the first substrate (to be referred to as the separated substrate hereinafter) obtained by separating the adhered wafers into two wafers can be reused. That is, the separated substrate can be reused as the first or second substrate by selectively etching the porous Si film remaining on the surface of the substrate by the same etching method as for the porous Si film described above and processing the resultant material (e.g., annealing in a hydrogen processing or a surface treatment such as surface polishing).

[0105]

In examples 7 and 8 described above, epitaxial growth is used to form a single-crystal Si layer on a porous Si layer. However, it is also possible to use other various methods such as CVD, MBE, sputtering, and liquid phase growth in the formation of a single-crystal Si layer.

[0106]

Also, a semiconductor layer of a single-crystal

compound such as GaAs or InP can be formed on a porous Si layer by epitaxial growth. If this is the case, wafers suited to high-frequency devices such as "GaAs on Si" and "GaAs on Glass (Quartz)" and OEIC can be made.

5 [0107]

Furthermore, although a solution mixture of 49% hydrofluoric acid and 30% hydrogen peroxide is suitable for an etching solution for selectively etching a porous Si layer, the following etching solutions are also  
10 suited. This is so because porous Si has an enormous surface area and hence can be readily selectively etched.  
[0108]

(a) hydrofluoric acid

(b) solution mixture prepared by adding at least  
15 one of alcohol and hydrogen peroxide to hydrofluoric acid

(c) buffered hydrofluoric acid

(d) solution mixture prepared by adding at least  
one of alcohol and hydrogen peroxide to buffered  
20 hydrofluoric acid

(e) solution mixture of hydrofluoric acid, nitric acid, and acetic acid

Note that the other fabrication steps are not limited to the conditions in the above examples, and so  
25 other various conditions can be used.

[0109]

[Effect of the Invention]

The present invention can make wafer processing uniform.

[0110]

5 [Brief Description of the Drawings]

[fig.1]

Fig. 1 is a perspective view showing an outline of the construction of a wafer processing apparatus according to a preferred embodiment of the present  
10 invention;

[Fig. 2]

Fig. 2 is a sectional view of the wafer processing apparatus shown in Fig. 1;

[Fig. 3]

15 Fig. 3 is a sectional shape showing the shape of a wafer rotating rod;

[Fig. 4]

Fig. 4 is a view showing an outline of the construction of a wafer rotating mechanism;

20 [Fig. 5]

Fig. 5 is a view showing an outline of the construction of the wafer rotating mechanism;

[Fig. 6]

Fig. 6 is a view schematically showing the  
25 arrangement of a wafer processing system in which a plurality of wafer processing apparatuses are arranged;

[Fig. 7]

Fig. 7 is a view showing another example of the construction of the wafer rotating mechanism;

[Fig. 8]

5        Fig. 8 is a view showing an outline of the construction of a wafer processing apparatus including the wafer rotating mechanism shown in Fig. 7; and

[Fig. 9]

Fig. 9 is sectional views showing the steps of an  
10    SOI wafer fabrication method.

[Description of the Reference Numerals]

10    wafer processing bath

11    wafer rotating rod

11a   groove

15    12 driving force transmission gear

14    intermediate gear

14a   driving force transmission gear

15    crank

16    connecting rod

20    17 crank

18, 18' rod support member

19    motor

20    overflow bath

21    circulator

25    21a discharge pipe

21b   supply pipe

- 21c supply port
- 30 ultrasonic bath
- 31 ultrasonic source
- 32 adjusting mechanism
- 5 40 wafer
- 50 robot
- 51 connecting member
- 52 arm
- 60a - 60c transfer robot
- 10 100 wafer processing apparatus
- 100a, 100c cleaning apparatus
- 100b etching apparatus
- 501 single-crystal Si substrate
- 502 porous Si layer
- 15 503 single-crystal Si layer
- 504 SiO<sub>2</sub> layer
- 505 Si substrate

[Type of the Document]     Abstract

[Abstract]

[Problem] To make wafer processing uniform.

[Solving Means] A wafer 40 is supported while being  
5    rotated by four wafer rotating rods 11 having grooves  
11a. The wafer rotating rods 11 are rotated by a driving  
force transmitted from a motor 19 installed outside a  
wafer processing bath 10. An ultrasonic bath 30 is  
arranged below the wafer processing bath 10, and  
10    ultrasonic waves generated by an ultrasonic source 31  
are transmitted to the wafer processing bath 10. The  
ultrasonic waves are efficiently transmitted to the  
wafer 40 because the wafer 40 is supported only by the  
wafer rotating rods 11.  
15    [Selected Drawing] Fig. 1

整理番号 = 3 4 2 6 0 9 8


9-21796  
(1)

【書類名】 図面

DRAWINGS

【図 1】


Fig. 1






【図 2】

FIG. 2




【図 3】

Fig. 3




【図 4】

FIG. 4




【図5】

F19.5




【図 6】

T-19.6




【図7】

Fig. 7



【図 8】

T-19.8



【図9】

Fig. 9

